UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/719,409	11/22/2003	Frederick Curtis Furtek	021202-004410US	3361

26290 7590 04/04/2007

PATTERSON & SHERIDAN, L.L.P.
3040 POST OAK BOULEVARD
SUITE 1500
HOUSTON, TX 77056

EXAMINER	
SUN, SCOTT C	
ART UNIT	**PAPER NUMBER**
2182	

SHORTENED STATUTORY PERIOD OF RESPONSE	MAIL DATE	DELIVERY MODE
3 MONTHS	04/04/2007	PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

If NO period for reply is specified above, the maximum statutory period will apply and will expire 6 MONTHS from the mailing date of this communication.

Office Action Summary	Application No.	Applicant(s)	
	10/719,409	FURTEK ET AL.	
	Examiner	Art Unit	
	Scott Sun	2182	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

1)☒ Responsive to communication(s) filed on *10 January 2007*.

2a)☐ This action is **FINAL**. 2b)☒ This action is non-final.

3)☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

4)☒ Claim(s) *1 and 4-21* is/are pending in the application.

4a) Of the above claim(s) *4* is/are withdrawn from consideration.

5)☐ Claim(s) _____ is/are allowed.

6)☒ Claim(s) *1, 5-21* is/are rejected.

7)☐ Claim(s) _____ is/are objected to.

8)☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

9)☐ The specification is objected to by the Examiner.

10)☐ The drawing(s) filed on _____ is/are: a)☐ accepted or b)☐ objected to by the Examiner.

Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).

Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).

11)☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

12)☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).

a)☐ All b)☐ Some * c)☐ None of:

1.☐ Certified copies of the priority documents have been received.

2.☐ Certified copies of the priority documents have been received in Application No. _____.

3.☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

1) ☐ Notice of References Cited (PTO-892)
2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
3) ☐ Information Disclosure Statement(s) (PTO/SB/08) Paper No(s)/Mail Date _____.
4) ☐ Interview Summary (PTO-413) Paper No(s)/Mail Date. _____.
5) ☐ Notice of Informal Patent Application
6) ☐ Other: _____.

DETAILED ACTION

Continued Examination Under 37 CFR 1.114

1. A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on 1/10/2007 has been entered.

Response to Arguments

2. Applicant's arguments filed 1/10/2007 have been fully considered but they are not persuasive. Applicant's arguments are summarized as:

a. Prior art of record, *Master*, does not qualify as prior art.

3. In response to argument 'a', examiner notes that the record indicates the current application is not a continuation-in-part of the *Master* reference. Merely stating that the current application can be considered as a CIP of the Master reference is not sufficient to establish the priority filing date. Because applicant has not properly established priority to the *Master* reference, and that *Master* qualifies as prior art under 35 U.S.C. 102(a) in addition to 35 U.S.C. 102(e), it is not disqualified as prior art under 35 U.S.C. 103(c). In addition, reference Nakaya also still qualifies as prior art.

As a reminder, examiner notes that a reference under 102(a) date can be overcome by:

a. Filing an affidavit or declaration under 37 CFR 1.132 showing that the reference invention is not by "another."

b. Perfecting a claim to priority under 35 U.S.C. 119(a)-(d).

c. Perfecting benefit under 35 U.S.C. 119(e) or 120.

4. Having responded to each of applicant's arguments, examiner notes that prior art of record still provide a valid ground of rejection as attached below. Further modifications are made in response to the amended claims.

Claim Rejections - 35 USC § 103

5. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

> (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

6. Claim 1 is rejected under 35 U.S.C. 103(a) ~~or 102(e)~~ as being unpatentable over Wolrich in view of Master (Cited in previous action) or Nakaya (PG Pub # 2001/0052793).

7. Regarding claim 1, Wolrich discloses a reconfigurable IOC (system shown in figure 1, detail shown in figure 3) comprising at least one input (input into translation unit 30) coupled to an interconnection network (various connections shown in figure 3) for receiving a point-to-point transfer instruction (read or write operation) for an internal device (CPU 20); and at least one output (output from translation unit) for providing a

translated point-to-point transfer instruction to an external device (devices connected to FBUS including Octal MAC 13a and Ethernet 13b; column 5, line 42-52).

Wolrich does not disclose explicitly the IOC is coupled via an interconnection network to a plurality of nodes in an adaptive computing engine, wherein the coupling includes an interconnection network. However, Master and Nakaya disclose an adaptive computing engine (figure 1, Master; Nakaya, figure 5) including an IOC (controller 120, Master; I/O circuits, Nakaya, paragraph 3) coupled to a plurality of nodes (matrices 150, Master; function cells, Nakaya, paragraph 3), wherein the coupling includes an interconnection network (interconnection network 110, Master, paragraph 25; interconnect network, Nakaya, paragraph 3). Teachings of Wolrich and Master are from the same field of processors, and specifically data transferring using processors.

Therefore, it would have been obvious at the time of invention to combine teachings of Master and Wolrich by implementing the system of Wolrich using adaptive computing engine for the benefit of increased flexibility, speed, and power conservation (paragraph 10, Master).

Examiner notes that teachings of Nakaya can be similarly combined with teachings of Wolrich.

8. Claims 6, 8-10, 12, 15-21 are rejected under 35 U.S.C. 103(a) ~~or 102(e)~~ as being unpatentable over Wolrich in view of Master,

9. Regarding claim 6, Master and Wolrich combined disclose claim 1, and Wolrich further discloses wherein a translated point-to-point transfer instruction provides

translation of an address from the adaptive computing engine to the external device (column 5, line 42-52).

10. Regarding claim 8, Master and Wolrich combined disclose claim 1, and Master further discloses memory random access circuitry (RAM being part of the ACE, paragraph 27).

11. Regarding claim 9, Master and Wolrich combined disclose claim 1, and Master further discloses direct access circuitry (DMA being a capability of ACE, paragraph 27).

12. Regarding claim 10, Master and Wolrich combined disclose claim 1, and Master further discloses a real time input circuitry (a circuitry of ACE, paragraph 26).

13. Regarding claim 12, Master and Wolrich combined disclose claim 1, and Master further disclose a physical link adaptor connected to an input of the configurable IOC (paragraph 25). Examiner notes that Master teaches ACE is a processor system used for processing and transferring data inside a larger system (integrated circuit) containing other components. A physical link (data interface) would be needed to exchange data between the ACE system and the external devices.

14. Regarding claim 15, Master and Wolrich combined disclose claim 1, and Master further discloses wherein the interconnection network enables communication among a plurality of nodes and interfaces to reconfigure the ACE for a variety of tasks (paragraph 31).

15. Regarding claim 16, Master and Wolrich combined disclose claim 1, and Master further discloses wherein the IOC runs at the interconnect network clock rate. Examiner

notes that because the ACE is used to implement the logic of the IOC, then the nodes will run at a synchronized clock rate.

16. Regarding claim 17, Master and Wolrich combined disclose claim 1, and Master further discloses wherein the external devices include at least one ACE and at least one system on a chip (paragraph 25). Examiner notes that Master discloses that ACE can be connected to multiple ACEs.

17. Regarding claim 18, Master and Wolrich combined disclose claim 1, and Master further discloses wherein the IOC includes status lines to the SOC, the SOC being responsive to the status lines to prioritize multiple external devices (implementing control sequences, dynamic scheduling, and I/O management with the ACE) paragraph 45).

18. Regarding claim 19, Master and Wolrich combined disclose claim 1, and Wolrich further discloses wherein the translation is of a port identified into an SOC address (column 5, lines 53-56).

19. Regarding claim 20, Master and Wolrich combined disclose claim 1, and Wolrich further discloses wherein the external device includes at least one of a host computer and a central processing unit (computers connected to the Ethernet or MAC interfaces).

20. Regarding claim 21, Master and Wolrich combined disclose claim 17, and Master further discloses wherein the SOC includes a device chosen from a group comprising an ACE, storage system, a network access system, and a digital signal processor (other ACEs, paragraph 25)

21. Claim 5 is rejected under 35 U.S.C. 103(a) as being unpatentable over Wolrich in view of Master and further in view of Shukla (PG Pub #2002/0042875).

22. Wolrich and Master combined disclose claim 1, but does not disclose explicitly translation of a port number. However, Shukla teaches translation of a port number (paragraph 52). Teachings of Wolrich, Master, and Shukla are from the same field of data transfer processing.

Therefore, it would have been obvious at the time of invention to combine teachings of Wolrich and Master and further with teachings of Shukla by translating the port number to allow transferring data to different LANs such as those connected to the Octal MAC 13a or Ethernet 13b (paragraph 52).

23. Claim 7 is rejected under 35 U.S.C. 103(a) as being unpatentable over Wolrich in view of Master and further in view of Warren (US Patent #6,675,284).

24. Regarding claim 7, Wolrich and Master combined disclose claim 1, but do not disclose explicitly peek/poke service circuitry. However, Warren discloses peek/poke service circuitry (peek and poke; column 12, lines 37-45). Teachings of Wolrich, Master, and Warren are from the same field of processors, and specifically of data transfer processing.

Therefore, it would have been obvious at the time of invention for a person of ordinary skill in the art to combine teachings of Wolrich and Master and further with teachings of Warren by adding peek/poke circuitry in the combined system of Wolrich and Master to read and write to memory contents.

25. Claim 11 is rejected under 35 U.S.C. 103(a) as being unpatentable over Wolrich in view of Master and further in view of Pham et al (US Patent #2003/0074473).

26. Wolrich and Master combined do not disclose explicitly a status line. However, Pham discloses a status line (grant and status signals, figure 11) coupled to an external device (other processors) for indicating an availability of services (paragraph 64). Teachings of Wolrich, Master, and Pham are from the same field of processors, and specifically of data transfer processing.

Therefore, it would have been obvious at the time of invention for a person of ordinary skill in the art at the time of invention to combine teachings of Master, Wolrich, and further with teachings of Pham by adding status lines into the combined system of Master and Wolrich for the benefit of loading balancing (paragraph 64).

27. Claims 13 and 14 are rejected under 35 U.S.C. 103(a) as being unpatentable over Wolrich in view of Master and further in view of Schunk et al (US Patent #6,980,515).

28. Regarding claim 13, Wolrich and Master combined disclose claim 1, but do not disclose explicitly a plurality of different physical connectors coupled to the coupling circuitry. However, Schunk discloses a plurality of different physical connectors (column 8, lines 5-16). Teachings of Wolrich, Master, and Schunk are from the same field of processors and specifically of data transfer processing.

Therefore, it would have been obvious at the time of invention for a person of ordinary skill in the art to combine teachings of Wolrich, Master, and Schunk by adding

multiple connectors in the combined system of Wolrich and Master for the benefit of failure recovery (Schunk, column 8, lines 5-16). Examiner notes that coupling circuitry is any data carrier (data bus) between the physical link and the connectors.

29. Regarding claim 14, Wolrich, Master, and Schunk combined disclose claim 13, and Schunk further discloses a reconfigurable finite-state machine (automatic protection switching hardware) for controlling the coupling circuitry to selectively connect a signal from a physical connector (column 8, lines 5-16).

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Scott Sun whose telephone number is (571) 272-2675. The examiner can normally be reached on M-F, 10:30am-7pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Kim N. Huynh can be reached on (571) 272-4147. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

SS

KIM HUYNH
SUPERVISORY PATENT EXAMINER
4/2/07